Performance and Resource Modeling for FPGAs using High-Level Synthesis tools
نویسندگان
چکیده
High-performance computing with FPGAs is gaining momentum with the advent of sophisticated High-Level Synthesis (HLS) tools. The performance of a design is impacted by the input-output bandwidth, the code optimizations and the resource consumption, making the performance estimation a challenge. This paper proposes a performance model which extends the roofline model to take into account the resource consumption and the parameters used in the HLS tools. A strategy is developed which maximizes the performance and the resource utilization within the area of the FPGA. The model is used to optimize the design exploration of a class of window-based image processing application.
منابع مشابه
High-Level Synthesis Tools for Xilinx FPGAs
In 2009, Berkeley Design Technology Inc. (BDTI), an independent benchmarking and analysis firm, launched the BDTI High-Level Synthesis Tool Certification ProgramTM to evaluate high-level synthesis tools for FPGAs. Such tools take as their input a high-level representation of an application (written in C or MATLAB, for example) and generate a register-transfer-level (RTL) implementation for an F...
متن کاملHigh-Level Synthesis Tools for Xilinx FPGAs
In 2009, Berkeley Design Technology Inc. (BDTI), an independent benchmarking and analysis firm, launched the BDTI High-Level Synthesis Tool Certification ProgramTM to evaluate high-level synthesis tools for FPGAs. Such tools take as their input a high-level representation of an application (written in C or MATLAB, for example) and generate a register-transfer-level (RTL) implementation for an F...
متن کاملRecon gurable Multi - FPGA Architectures ?
This paper presents an integrated design system called sparcs (Synthesis and Partitioning for Adaptive Reconngurable Computing Systems) for automatically partitioning and synthesizing designs for recon-gurable boards with multiple eld-programmable devices (fpgas). The sparcs system accepts design speciications at the behavior level, in the form of task graphs. The system contains a temporal par...
متن کاملA review of high-level synthesis for dynamically reconfigurable FPGAs
Dynamically Reconfigurable Field Programmable Gate Arrays (DR FPGAs) change many of the basic assumptions of what hardware is. DR FPGA-based dynamically reconfigurable computing has become a powerful methodology for achieving high performance while minimizing the resource required in the implementation of many applications. The key to harnessing the power of DR FPGAs for most applications is to...
متن کاملNew Mechatronics Development Techniques for FPGA-Based Control and Simulation of Electromechanical Systems
Field programmable gate arrays (FPGAs) have been widely adopted in high volume commercial applications, but not as much in the industrial control and simulation arenas. Due to the attractive features of FPGAs, such as their inherent flexibility, performance, parallelism, and low-level reconfigurability, industrial control design and simulation vendors have been creating the next generation FPGA...
متن کامل